VNH100N04 oomnifeto: fully autoprotected power mosfet target data september 1994 block diagram type v clamp r ds(on) i lim VNH100N04 42 v 0.012 w 100 a n linear current limitation n thermal shut down n short circuit protection n integrated clamp n low current drawn from input pin n diagnostic feedback through input pin n esd protection n direct access to the gate of the power mosfet (analog driving) n compatible with standard power mosfet n standard to-218 package description the VNH100N04 is a monolithic device made using sgs-thomson vertical intelligent power m0 technology, intended for replacement of standard power mosfets in dc to 50 khz applications. buit-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip in harsh enviroments. fault feedback can be detected by monitoring the voltage at the input pin. to-218 1/7
absolute maximum rating symbol parameter value unit v ds drain-source voltage (v in = 0) internally clamped v v in input voltage 18 v i d drain current internally limited a i r reverse dc output current -50 a v esd electrostatic discharge (c= 100 pf, r=1.5 k w ) 2000 v p tot total dissipation at t c =25 o c208w t j operating junction temperature internally limited o c t c case operating temperature internally limited o c t stg storage temperature -55 to 150 o c thermal data r thj-case r thj-amb thermal resistance junction-case max thermal resistance junction-ambient max 0.6 30 o c/w o c/w electrical characteristics (t case =25 o c unless otherwise specified) off symbol parameter test conditions min. typ. max. unit v clam p drain-source clamp voltage i d =30a v in = 0 36 42 48 v v clth drain-source clamp threshold voltage i d =2ma v in =0 35 v v incl input-source reverse clamp voltage i in =-1ma -1 -0.3 v i dss zero input voltage drain current (v in =0) v ds =13v v ds =25v 50 200 m a m a i iss supply current from input pin v ds =0v v in = 10 v 250 500 m a on ( * ) symbol parameter test conditions min. typ. max. unit v is(th) input threshold voltage v ds =v in i d =1ma 0.8 3 v r ds(on) static drain-source on resistance v in =10v i d =30a v in =5v i d =30a 0.012 0.015 w w dynamic symbol parameter test conditions min. typ. max. unit g fs ( * )forward transconductance v ds =13v i d =30a 40 s c oss output capacitance v ds =13v f=1mhz v in = 0 1800 3000 pf VNH100N04 2/7
electrical characteristics (continued) switching symbol parameter test conditions min. typ. max. unit t d(on) t r t d(off) t f turn-on delay time rise time turn-off delay time fall time v dd =15v i d =30a v gen =10v r gen =10 w (see figure 3) 100 400 900 400 tbd tbd tbd tbd ns ns ns ns t d(on) t r t d(off) t f turn-on delay time rise time turn-off delay time fall time v dd =15v i d =30a v gen =10v r gen =10 w t j =125 o c (see figure 3) tbd tbd tbd tbd ns ns ns ns t d(on) t r t d(off) t f turn-on delay time rise time turn-off delay time fall time v dd =15v i d =30a v gen =10v r gen =1000 w (see figure 3) tbd tbd tbd tbd m s m s m s m s (di/dt) on turn-on current slope v dd =15v i d =30a v in =10v tbd a/ m s q g total gate charge v dd =12v i d =30a v in =10v tbd nc source drain diode symbol parameter test conditions min. typ. max. unit v sd ( * ) forward on voltage i sd =30a v in =0 tbd v t rr q rr i rrm reverse recovery time reverse recovery charge reverse recovery current i sd = 30 a di/dt = 100 a/ m s v dd =v t j = 150 o c (see test circuit, figure 5) tbd tbd tbd ns m c a protection symbol parameter test conditions min. typ. max. unit i lim drain current limit v in =10v v ds = 13 v 70 100 140 a t dlim step response current limit v in =10v v ds =13v tbd m s t jsh overtemperature shutdown 150 170 190 o c t jrs overtemperature reset 135 o c i gf fault sink current v in =10v v ds =13v 50 ma e as single pulse avalanche energy starting t j =25 o cv dd =20v v in =10v r gen =1k w l= mh tbd j ( * ) pulsed: pulse duration = 300 m s, duty cycle 1.5 % VNH100N04 3/7
during normal operation, the input pin is electrically connected to the gate of the internal power mosfet. the device then behaves like a standard power mosfet and can be used as a switch from dc to 50 khz. the only difference from the user's standpoint is that a small dc current (i iss ) flows into the input pin in order to supply the internal circuitry. the device integrates: overvoltage clamp protection: internally set at 42v, along with the rugged avalanche characteristics of the power mosfet stage give this device unrivalled ruggedness and energy handling capability. this feature is mainly important when driving inductive loads. linear current limiter circuit: limits the drain current id to ilim whatever the input pin voltage. when the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold t jsh . overtemperature and short circuit protection: these are based on sensing the chip temperature and are not dependent on the input voltage. the location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. overtemperature cutout occurs in the range 150 to 190 o c, a typical value being 170 o c. the device is automatically restarted when the chip temperature falls below 135 o c. status feedback: in the case of an overtemperature fault condition, a status feedback is provided through the input pin. the internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 200 w . the failure can be detected by monitoring the voltage at the input pin, which will be close to ground potential. additional features of this device are esd protection according to the human body model and the ability to be driven from a ttl logic circuit (with a small increase in r ds(on) ). protection features VNH100N04 4/7
fig. 2: unclamped inductive waveforms fig. 3: switching times test circuits for resistive load fig. 4: input charge test circuit fig. 1: unclamped inductive load test circuits fig. 5: test circuit for inductive load switching and diode recovery times fig. 6: waveforms VNH100N04 5/7
dim. mm inch min. typ. max. min. typ. max. a 4.7 4.9 0.185 0.193 c 1.17 1.37 0.046 0.054 d 2.5 0.098 e 0.5 0.78 0.019 0.030 f 1.1 1.3 0.043 0.051 g 10.8 11.1 0.425 0.437 h 14.7 15.2 0.578 0.598 l2 16.2 0.637 l3 18 0.708 l5 3.95 4.15 0.155 0.163 l6 31 1.220 r 12.2 0.480 4 4.1 0.157 0.161 r a c d e h f g l6 l3 l2 l5 123 to-218 (sot-93) mechanical data p025a VNH100N04 6/7
information furnished is believed to be accurate and reliable. however, sgs-thomson microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. no license is granted by implication or otherwise under any patent or patent rights of sgs-thomson microelectronics. specifications mentioned in this publication are subject to change without notice. this publication supersedes and replaces all information previously supplied. sgs-thomson microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of sgs-thomson microelectonics. ? 1994 sgs-thomson microelectronics - all rights reserved sgs-thomson microelectronics group of companies australia - brazil - france - germany - hong kong - italy - japan - korea - malaysia - malta - morocco - the netherlands - singapore - spain - sweden - switzerland - taiwan - thailand - united kingdom - u.s.a VNH100N04 7/7
|
